Front End Design Tools In Vlsi

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Forums
Digital Design and Embedded Programming
PLD, SPLD, GAL, CPLD, FPGA Design

You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an alternative browser.

VLSI Front end and backend tools ?

Thread starter truebs
Start date Apr 27, 2005

Status: Not open for further replies.

Joined: Jan 21, 2005

Messages: 311

Helped: 22

Reputation: 44

Reaction score: 4

Trophy points: 1,298

Location: Asia

Activity points: 2,980

vlsi back end tools

hi,
can some one explain what are backend and front end tools in VLSI / VHDL ?

What are the differences between them ?
Also what are the commonly available front end backend tools ?
[ Any link / tutorial would also be helpful ]

Please reply soon !

Thanks !!

Joined: Apr 19, 2005

Messages: 33

Helped: 1

Reputation: 2

Reaction score: 0

Trophy points: 1,286

Activity points: 1,569

vlsi front end tools

Ans1.VLSI has no relationship with VHDL!
so compare VLSI/VHDL has no any meaning !
Ans2 : if you mean digital design
front end: nc-verilog/vcs/debussy.
backend: DC/PT/astro/laker/apollo.

Joined: May 13, 2005

Messages: 21

Helped: 2

Reputation: 4

Reaction score: 1

Trophy points: 1,283

Activity points: 1,491

mentor graphics front end tools

The frontend is writing RTL , linting and Verifying the RTL using testbenches and testcases.

Synthesis aids as an interface for frontend and backend.

Backend encompases ur static timing analysis,floorplanning,clock tree synthesis, layout,signal integrity issues,frormal verification etc.

As far as VHDL is concerned its scope lies under frontend only.Some simulators may be used for post layout simulation.

The vendors providing tools are :

Synopsys
Cadence
Magma
Tanner
Mentor Graphics
fintronics

bye,

back end tools vlsi

for the front end :
1- It starts from system-level description and verification, like extracting the architecture from an IEEE standard and modeling the system using C/C++/SystemC or Matlab.

2- Then the output of the modeling and verification, which is the test vectors, is passed to RTL team to design the hardware using any common HDL language like VHDL or Verilog. This designed hardware has be simulated using an HDL simulator like Mentor Graphics' Modelsim (commonly used) .. or any other RTL simulator/wave viewer from Cadence or Synopsis as mentioned before.

3- After the design is verified on the RTL level, it goes for Synthesis and Netlist generation. Most of the time, people use Design Compiler (by Synopsis) and some others use Leonardo (By Mentor) ..
Simply, u get the netlist out of this process (without more details), then pass it to the backend people.

That was the front end. For the backend people, they take the netlist with the timing inputs, then start layouting the chip in many steps .. the final output is the layout itself, which goes to the Fab House as a file called GDSII.

Joined: May 18, 2005

Messages: 86

Helped: 1

Reputation: 2

Reaction score: 0

Trophy points: 1,286

Location: Malaysia

Activity points: 2,773

front end tools and backend tools in vlsi

i agree with omara007......credit to u by giving such short but compact answer.....

Joined: May 29, 2004

Messages: 65

Helped: 1

Reputation: 2

Reaction score: 1

Trophy points: 1,288

Activity points: 500

what is backend in vlsi

Hi
The frontend is writing RTL , linting and Verifying the RTL using testbenches and testcases.

Synthesis aids as an interface for frontend and backend.

Backend encompases ur static timing analysis,floorplanning,clock tree synthesis, layout,signal integrity issues,frormal verification etc.

As far as VHDL is concerned its scope lies under frontend only.Some simulators may be used for post layout simulation.

The vendors providing tools are :

Synopsys
Cadence
Magma
Tanner
Mentor Graphics
fintronics

bye,

which tools does the fintronics provide?

Status: Not open for further replies.

Similar threads

What are the front end and back end designs?
- Started by blue_phoenix
- Jun 22, 2007
- Replies: 2
front end or RTL designer jobs
- Started by alokkmr18
- Sep 3, 2013
- Replies: 1
Available VLSI tools
- Started by K.manikandan
- Sep 28, 2013
- Replies: 1

Forums
Digital Design and Embedded Programming
PLD, SPLD, GAL, CPLD, FPGA Design

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.